• Home
  • DARPA SyNAPSE
  • Business-minded
  • Compute Me
  • Brainplug
  • Biophys-Ed

Understanding the Competition

Ben Chandler | February 8, 2010

Cache Memory In About SyNAPSE I characterized neuromorphic devices as the opposite of conventional Von Neumann processors. This is somewhat of a oversimplification, however. Modern processors are actually quite evolved from pure Von Neumann devices. They are dramatically more capable on virtually every computational workload than their heritage would suggest is possible. For neuromorphic devices to find any success in the marketplace, they’ll need to offer a significant performance gain against existing solutions, but with comparable or lesser power consumption and cost.

Cliff Click did an excellent job covering many of the mechanisms used to increase commodity CPU performance in his recent talk at the 2009 JVM Languages Summit. The first half-hour or so is most relevant:

A Crash Course in Modern Hardware

As Click points out, a modern general-purpose processor includes a number of highly effective mechanisms for mitigating the Von Neumann bottleneck. Chief among these strategies is aggressive caching. Current processor generations have multiple levels of extremely high-speed memory integrated directly on-chip. The bandwidth to the lowest level of this memory is typically at least an order of magnitude higher than main memory. The latency is typically at least an order of magnitude shorter. As the processor requests information from main memory, the cache memory holds a local copy of the most recently-requested data. If the processor re-requests data in the cache, this is called a cache hit. The data is delivered to the processor directly from the high-speed cache memory. If the data isn’t available in the cache, a cache miss occurs. In a cache miss, the processor has to request the necessary data all the way from main memory.

The most important point of Click’s talk was the notion that performance of general-purpose processors is typically dominated by cache misses. Main memory is so much slower than cache that simply fetching data from it consumes the majority of processing time for many workloads. This is where more exotic processor architectures have been able to find market opportunities.

Caching is highly effective for computational workloads that require relatively low amounts of working memory and low parallelism. Graphics rendering is a canonical case of a computational workload where such assumptions are extremely undesirable. The rendering pipeline is highly parallel and requires exceptionally high memory bandwidth. Memory latency, however, is much less of an issue than with more conventional workloads. Hardware graphics accelerators offer a massive performance benefit because they make a different set of design trade-offs more suited to this workload. For graphics rendering and similar computational problems, a graphics accelerator can run up to a hundred times faster than a high-end conventional processor. For poorly-suited workloads, however, the conventional processor could be many times faster than the accelerator.

Graphics accelerators aren’t the only exotic architecture to have found a significant market niche. Digital signal processors can handle many audio and video tasks with far less power and cost than a standard CPU. Another example is the Cell processor, which is designed for certain types of video game and supercomputing workloads.

Neuromorphic computation is far beyond graphics in terms of parallelism and memory demands, as well as far less sensitive to numerical precision. Conventional graphics processors, however, are already a very fast and efficient means for simulating many neuromorphic algorithms. For neuromorphic hardware to carve out a market niche, it will have to offer dramatic benefits for a meaningful subset of computational workloads. This benefit will be measured against the (extremely impressive) computational prowess of modern commodity processors and hardware graphics accelerators, not a Von Neumann straw man.

(Image from Flickr user IsErik)

Categories
Compute Me
Comments rss
Comments rss
Trackback
Trackback

« We all need control (theory) Robotics and memristors »

One Response to “Understanding the Competition”

  1. Tweets that mention Neurdon » Understanding the Competition -- Topsy.com says:
    February 8, 2010 at 10:59 pm

    [...] This post was mentioned on Twitter by Dr. ADD, Massimiliano Versace. Massimiliano Versace said: Understanding the Competition: In About SyNAPSE I characterized neuromorphic devices as the opposite of conventio… http://bit.ly/bWVZ8N [...]

Leave a Reply

Click here to cancel reply.

Jump to

About Neurdon
About SyNAPSE
Contact
Contributors
Editors
Glossary
Neurdon Merch

Tags

adaline adaptive resonance theory arm processor artificial intelligence auditory cat brain cochlear implant consciousness continous firing neurons controller cortical column DARPA DARPA SyNAPSE Dharmendra Modha events Excitatory Postsynaptic Potentials FACETS flash memory global workspace theory Greg Snider hearing HP HRL IBM Inhibitory Postsynaptic Potentials iSLC it Izhikevich law and robotics learning Leon Chua markram MATLAB MATLAB code Melanie-Mitchell memristor memristors Minsky modha modular robotics money Moore's Law Narayan Srinivasa neural engineering neural prosthesis neuromorphic technology NSF object recognition poggio rat brain rate-based models Ray Kurzweil riesenhuber robot robotics robotic weapons sensory fusion serre software SPICE model spike-based models spiking neurons Stanley Williams stdp super computer supercomputer synaptic plasticity time as supervisor

Blogroll

  • CELEST
  • CNS Tech Lab
rss Comments rss valid xhtml 1.1 design by jide powered by Wordpress get firefox