• Home
  • DARPA SyNAPSE
  • Business-minded
  • Compute Me
  • Brainplug
  • Biophys-Ed

HP and SyNAPSE

Massimiliano Versace | November 27, 2008

Link: http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=212200673

HP_memristorDr. Snider and his colleagues at HP have built an integrated hybrid circuit with both transistors and memristors. Memristor crossbars are a very promising technology that can ultimately lead to building very dense hybrid chips, several times denser than synapses in the human cortex. Also, memristors have shown the potential to mimic the learning functions of synapses in neural networks. Memristors will the key technology that HP and its academic partner, Boston University, will leverage in the SyNAPSE grant.

3-D memristor chip debuts

R. Colin Johnson
EE Times
(11/26/2008 10:36 AM EST)

PORTLAND, Ore. — Memristors technology got a boost recently from Hewlett-Packard Labs, which described the first 3-D memristor chip at a conference in Berkeley, Calif.

The Memristor and Memristive Systems Symposium was co-sponsored by the University of California, the Semiconductor Industry Association and the National Science Foundation. HP Labs (Palo Alto, Calif.) provided details of a prototype chip designed by HP researcher Qiangfei Xia that stacked memristor crossbar memory cells on top of a CMOS logic chip.

“Xia used imprint lithography to add a memristor crossbar on top of a CMOS logic circuit,” said HP Labs Fellow Stan Williams, inventor of HP’s memristive memory technology. “He has built an integrated hybrid circuit with both transistors and memristors.” Williams and HP colleague Greg Snider previously proposed an FPGA in which configuration bits were located above CMOS transistors in a memristor crossbar.

Memristor crossbars include two titanium dioxide layers between two perpendicular arrays of metal lines. One layer of titanium oxide is doped with oxygen vacancies, making it a semiconductor. The adjacent layer is undoped, leaving it in its natural state as an insulator.

When a crossbar junction is addressed by simultaneously applying a voltage to one crossbar line on the top and bottom layers, oxygen vacancies drift from the doped to the undoped layer. This causes it to begin conducting, turning “on” the memory bit. The bit can again be turned “off” by changing the current direction, whereupon oxygen vacancies migrate back into the doped layer.

According to Williams, HP Labs’ memristor-based FPGA demonstrates that a CMOS fab can make integrated memristor/transistor circuits in three dimensions.

Also at the symposium, Snider unveiled a design that used memristors in their analog mode as synapses in a neural computing architecture. Memristor crossbars are the only technology that is dense enough to simulate the human brain, Snider claimed, adding that the HP Labs crossbars are ten times denser than synapses in the human cortex. By stacking crossbars on a CMOS logic chip, variable resistance could mimic the learning functions of synapses in neural networks.

HP Labs and Boston University were recently awarded a contract by the Defense Advanced Research Projects Agency to build the first artificial neural network based on memristors.

Also at the conference, Massimiliano Di Ventra of the University of California at San Diego described how memristors can explain biological learning in amoebas. Amoebas learn to change their behavior in a manner that can be explained by an LC circuit and a memristor.

Di Ventra also presented evidence that microscopic memristive elements are present in unicellular as well as multicellular organisms.

Posted by Max Versace

Categories
DARPA SyNAPSE
Tags
DARPA, HP
Comments rss
Comments rss
Trackback
Trackback

« SyNAPSE on the NY Times SyNAPSE in BUSINESSWEEK »

Leave a Reply

Click here to cancel reply.

Jump to

About Neurdon
About SyNAPSE
Contact
Contributors
Editors
Glossary
Neurdon Merch

Tags

adaline adaptive resonance theory arm processor artificial intelligence auditory cat brain cochlear implant consciousness continous firing neurons controller cortical column DARPA DARPA SyNAPSE Dharmendra Modha events Excitatory Postsynaptic Potentials FACETS flas flash memory global workspace theory Greg Snider hearing HP HRL Hynix IBM Inhibitory Postsynaptic Potentials iSLC it Izhikevich law and robotics learning Leon Chua markram MATLAB MATLAB code Melanie-Mitchell memristor memristors Minsky modha modular robotics money Moore's Law Narayan Srinivasa neural engineering neural prosthesis neuromorphic technology NSF object recognition poggio rat brain rate-based models Ray Kurzweil riesenhuber robot robotics robotic weapons sensory fusion serre software SPICE model spike-based models spiking neurons Stanley Williams stdp super computer supercomputer synaptic plasticity talk time as supervisor vision

Blogroll

  • CELEST
  • CNS Tech Lab
rss Comments rss valid xhtml 1.1 design by jide powered by Wordpress get firefox